Semiconductor System Lab

HI Systems l Bio Microsystems

Professor l Post Doc. l Student l Staff l Alumni

International Paper l Domestic Paper l Thesis l International Patent l
Domestic Patent l Award l Book l Press Release l Videos & Movies

SSL Facility l Conference Schedule l MPW Schedule l SSL Wiki l

     All    l   1999   l 2000   l   2001   l   2002   l   2003   l   2004   l
  2005   l   2006   l   2007   l   2008   l   2009   l   2010   l   2011   l
  2012   l   2013   l   2014   l   2015   l   2016   l   2017


Home > Chip > 2017

BASE

Technology
Chip Size
Power Supply
Function
Power Consumption
Released Date

65nm 1P8M CMOS Process
4mm x 4mm
1.0V, 3.0V
Body Channel Communication
TX: 0.8mW ~ 1.7mW (Peak) / RX: 8mW
Aug. 2017

CSP

Technology
Chip Size
Power Supply
Function
Frequency
Power Consumption
Released Date

65nm 1P8M CMOS Process
4mm x 4mm
0.9V ~ 1.2V
Convolutional Neural Network
10MHz ~ 100MHz
9.02mW ~ 31.20mW (Peak)
Aug. 2017

UNPU

Technology
Chip Size
Power Supply
Function
Operating Frequency
Power Consumption
Released Date

65nm 1P8M CMOS Process
4mm x 4mm
0.63 ~ 1.1V
Deep Neural Network
5MHz ~ 200MHz
3.2mW ~ 297mW (Peak)
Aug. 2017

#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu,
Daejeon 34141, Republic of Korea / Tel. +82-42-350-8068 / Fax. +82-42-350-3410 / Mail: sslmaster@kaist.ac.kr
Copyright (C) 2017, SEMICONDUCTOR SYSTEM LAB., All Rights Reserved.