Semiconductor System Lab

HI Systems l Bio Microsystems

Professor l Post Doc. l Student l Staff l Alumni

International Paper l Domestic Paper l Thesis l International Patent l
Domestic Patent l Award l Book l Press Release l Videos & Movies

SSL Facility l Conference Schedule l MPW Schedule l SSL Wiki l

     All    l   1999   l 2000   l   2001   l   2002   l   2003   l   2004   l
  2005   l   2006   l   2007   l   2008   l   2009   l   2010   l   2011   l
  2012   l   2013   l   2014   l   2015   l   2016   l   2017


Home > Chip > 2016

ANES

Technology
Chip Size
Power Supply
Function
Power Consumption
Released Date

65nm 1P8M CMOS Process
4mm x 4mm
1.2V, 3.3V
EEG + NIRS Anesthesia Monitoring
25.2mW (Peak)
Jul. 2016

CNNP

Technology
Chip Size
Power Supply
Function
Frequency
Power Consumption
Released Date

65nm 1P8M CMOS Process
4mm x 4mm
0.46V ~ 1.0V
Convolutional Neural Network
5MHz ~ 100MHz
5.3mW ~ 211mW (Peak)
Aug. 2016

FIS

Technology
Chip Size
Power Supply
Function
Operating Frequency
Power Consumption
Released Date

65nm Triple-Well CMOS Technology
3.3mm x 3.36mm
2.5V (Pixel), 0.5V ~ 1.2V (Other)
Face Detection (Viola Jones)
7MHz ~ 245MHz
24μW (Avg.)
Aug. 2016

DNPU

Technology
Chip Size
Power Supply
Function
Operating Frequency
Power Consumption
Released Date

65nm 1P8M CMOS
4mm x 4mm (16㎟)
0.77V ~1.1VV
General Purpose Deep Neural-network Processor
50MHz ~ 200MHz
34.6mW (50MHz @0.77V), 279mW (200MHz @1.1V)
Aug. 2016

WIT

Technology
Chip Size
Power Supply
Function
Power Consumption
Released Date

65nm Triple-Well CMOS Technology
Sensor: 1.1mm x 2.9mm, Hub: 1.4mm x 0.9mm
1.2V
3D Lung Electrical Impedance Tomography
6.96mW
Aug. 2016

#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu,
Daejeon 34141, Republic of Korea / Tel. +82-42-350-8068 / Fax. +82-42-350-3410 / Mail: sslmaster@kaist.ac.kr
Copyright (C) 2017, SEMICONDUCTOR SYSTEM LAB., All Rights Reserved.