Semiconductor System Lab

HI Systems l Bio Microsystems

Professor l Post Doc. l Student l Staff l Alumni

International Paper l Domestic Paper l Thesis l International Patent l
Domestic Patent l Award l Book l Press Release l Videos & Movies

SSL Facility l Conference Schedule l MPW Schedule l SSL Wiki l

     All    l   1999   l 2000   l   2001   l   2002   l   2003   l   2004   l
  2005   l   2006   l   2007   l   2008   l   2009   l   2010   l   2011   l
  2012   l   2013   l   2014   l   2015   l   2016   l   2017


Home > Chip > 2007

BONE-V2

Technology
Chip Size
Function
Operating Frequency Power Supply
Power Consumption
Released Date

0.13 μm SMIC 1-P 8-M CMOS Technology
6mm x 6mm
Object Recognition
200MHz (IPs) / 400MHz (NoC)
1.2V
583mW
Sep. 2007

Biocle II

Technology
Chip Size
Function
Sensitivity
Operating Frequency Power Supply
Power Consumption
Released Date

0.18 μm CMOS Technology
2 mm x 1.1 mm
Interference-Resilient Transceiver for Body Channel Communication
-65dBm
30 - 120 MHz
1.0/1.5 V
3.7mW
Aug. 2007

VitaComp-II

Technology
Chip Size
Power Supply
Operating Frequency
Latency Throughput
Transmission Rate
Sampling Rate
Power Consumption
Released Date

0.25 μm 1P 5M CMOS Logic Process
3 mm x 5 mm
2V
1 MHz
3-cycle, 1-cycle
1-8 Mb/s
0.1 - 1000 Samples/s
1.12 mW
Aug. 2007

WiFAN

Technology
Chip Size
Power Supply
Operating Frequency
Processing Speed Gate Counts
Power Consumption
Functions
Released Date

TSMC 0.25um 1P5M CMOS Technology
1560um x 1280um (Including Pads)
2.5V
10MHz
10MHz
N/A
2.87mW
Fabric Area Network Controller
Jun. 2007

#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu,
Daejeon 34141, Republic of Korea / Tel. +82-42-350-8068 / Fax. +82-42-350-3410 / Mail: sslmaster@kaist.ac.kr
Copyright (C) 2017, SEMICONDUCTOR SYSTEM LAB., All Rights Reserved.