Semiconductor System Lab

HI Systems l Bio Microsystems

Professor l Post Doc. l Student l Staff l Alumni

International Paper l Domestic Paper l Thesis l International Patent l
Domestic Patent l Award l Book l Press Release l Videos & Movies

SSL Facility l Conference Schedule l MPW Schedule l SSL Wiki l

     All    l   1999   l 2000   l   2001   l   2002   l   2003   l   2004   l
  2005   l   2006   l   2007   l   2008   l   2009   l   2010   l   2011   l
  2012   l   2013   l   2014   l   2015   l   2016   l   2017


Home > Chip > 1999

Ultra Fast 64bit Adder

Technology
Chip Size
Function
Clock Frequency
Power Supply
Power Consumption
Released Date

0.25 μm Anam CMOS Technology
1.4 mm x 0.6 mm
Dynamic 64bit Adder
N/A
2.5 V
100 mW @ 500 MHz
Dec. 1999

Ultra Fast 64bit Adder

Technology
Chip Size
Function
Clock Frequency
Power Supply
Power Consumption
Released Date

0.25 μm Anam CMOS Technology
0.8 mm x 0.15 mm
High-speed 64bit Adder with carry in/out
1 GHz
2.5 V
N/A
Dec. 1999

RamP-I

Technology
Chip Size
Function
Clock Frequency
Power Supply
Power Consumption
Released Date

0.35 μm Hynix CMOS DRAM Technology
56 mm²
EML 3D- Rendering Engine
100 MHz
3.3 V
590 mW
Aug. 1999

#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu,
Daejeon 34141, Republic of Korea / Tel. +82-42-350-8068 / Fax. +82-42-350-3410 / Mail: sslmaster@kaist.ac.kr
Copyright (C) 2017, SEMICONDUCTOR SYSTEM LAB., All Rights Reserved.