본문 바로가기
로그인

RESEARCH

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

HI SYSTEMS 

DynaPlasia: Reconfigurable Spatial Accelerator with eDRAM-IMC

본문

Overview

We present an eDRAM-based CIM processor called DynaPlasia with a novel triple-mode 3T2C cell and a dynamic reconfigurable core architecture that enables high system efficiency for ML workloads. For ResNet-18 (ImageNet dataset), DynaPlasia achieves system energy efficiency of 37.2TOPS/W and compute density of 2.03TOPS/mm2 at 1.0V and 250MHz for INT4/INT5 activation/weight precision


Implementation results

Performance Comparison

Architecture


Features

  - Dynamic Reconfigurable Core Architecture 

  - Triple-mode Cell

  - Hierarchical In-memory ADC

  - Signed-input Signed-weight IMC Operation

  - Leakage Tolerant Computing



Related Papers

  - ISSCC 2023

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR