본문 바로가기
로그인

CHIP

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

CHIP 2017

CHIP 목록
Image Title Specifications

2017

BASE

Technology

Chip Size

Power Supply

Function

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

1.0V, 3.0V

Body Channel Communication

TX: 0.8mW ~ 1.7mW (Peak) / RX: 8mW

Aug. 2017

2017

BASE

Technology

Chip Size

Power Supply

Function

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

1.0V, 3.0V

Body Channel Communication

TX: 0.8mW ~ 1.7mW (Peak) / RX: 8mW

Aug. 2017

2017

CSP

Technology

Chip Size

Power Supply

Function

Frequency

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

0.9V ~ 1.2V

Convolutional Neural Network

10MHz ~ 100MHz

9.02mW ~ 31.20mW (Peak)

Aug. 2017

2017

CSP

Technology

Chip Size

Power Supply

Function

Frequency

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

0.9V ~ 1.2V

Convolutional Neural Network

10MHz ~ 100MHz

9.02mW ~ 31.20mW (Peak)

Aug. 2017

2017

UNPU

Technology

Chip Size

Power Supply

Function

Operating Frequency

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

0.63 ~ 1.1V

Deep Neural Network

5MHz ~ 200MHz

3.2mW ~ 297mW (Peak)

Aug. 2017

2017

UNPU

Technology

Chip Size

Power Supply

Function

Operating Frequency

Power Consumption

Released Date

65nm 1P8M CMOS Process

4mm x 4mm

0.63 ~ 1.1V

Deep Neural Network

5MHz ~ 200MHz

3.2mW ~ 297mW (Peak)

Aug. 2017

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR