CHIP 1 페이지 | Semiconductor System Lab

본문 바로가기

로그인

INTRODUCTION
RESEARCH
FAMILY
- Professor
- Post doctor
- Student
- Staff
- Alumni
- Gallery
PUBLICATION
- Paper
- Patent
- Award
- Book
- News
CHIP
KTT

CHIP

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

CHIP 2007

CHIP 목록
Image	Title	Specifications
2007 BONE-V2 Technology Chip Size Function Operating Frequency Power Supply Power Consumption Released Date 0.13 μmSMIC 1-P 8-M CMOS Technology 6mm x 6mm Object Recognition 200MHz (IPs) / 400MHz (NoC) 1.2V 583mW Sep. 2007	2007 BONE-V2	Technology Chip Size Function Operating Frequency Power Supply Power Consumption Released Date	0.13 μmSMIC 1-P 8-M CMOS Technology 6mm x 6mm Object Recognition 200MHz (IPs) / 400MHz (NoC) 1.2V 583mW Sep. 2007
2007 Biocle II Technology Chip Size Function Sensitivity Operating Frequency Power Supply Power Consumption Released Date 0.18 μm CMOS Technology 2 mm x 1.1 mm Interference-Resilient Transceiver for Body Channel Communication -65dBm 30 - 120 MHz 1.0/1.5 V 3.7mW Aug. 2007	2007 Biocle II	Technology Chip Size Function Sensitivity Operating Frequency Power Supply Power Consumption Released Date	0.18 μm CMOS Technology 2 mm x 1.1 mm Interference-Resilient Transceiver for Body Channel Communication -65dBm 30 - 120 MHz 1.0/1.5 V 3.7mW Aug. 2007
2007 VitaComp-II Technology Chip Size Power Supply Operating Frequency Latency Throughput Transmission Rate Sampling Rate Power Consumption Released Date 0.25 μm 1P 5M CMOS Logic Process 3 mm x 5 mm 2V 1 MHz 3-cycle, 1-cycle 1-8 Mb/s 0.1 - 1000 Samples/s 1.12 mW Aug. 2007	2007 VitaComp-II	Technology Chip Size Power Supply Operating Frequency Latency Throughput Transmission Rate Sampling Rate Power Consumption Released Date	0.25 μm 1P 5M CMOS Logic Process 3 mm x 5 mm 2V 1 MHz 3-cycle, 1-cycle 1-8 Mb/s 0.1 - 1000 Samples/s 1.12 mW Aug. 2007
2007 WiFAN Technology Chip Size Power Supply Operating Frequency Processing Speed Gate Counts Power Consumption Functions Released Date TSMC 0.25um 1P5M CMOS Technology 1560um x 1280um (Including Pads) 2.5V 10MHz 10MHz N/A 2.87mW Fabric Area Network Controller Jun. 2007	2007 WiFAN	Technology Chip Size Power Supply Operating Frequency Processing Speed Gate Counts Power Consumption Functions Released Date	TSMC 0.25um 1P5M CMOS Technology 1560um x 1280um (Including Pads) 2.5V 10MHz 10MHz N/A 2.87mW Fabric Area Network Controller Jun. 2007

목록

Semiconductor System Lab 메인

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR