본문 바로가기
로그인

CHIP

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

CHIP 2003

CHIP 목록
Image Title Specifications

2003

Analog Front-End for USB-OTG

Technology

Chip Size

Function

Clock Frequency

Power Supply

Output Voltage

Power Efficiency

Load Current

Released Date

0.13 μm Samsung 3.3 V CMOS Technology

0.5 mm x 0.5 mm

Analog Front-End Compatible with USB On-The-Go

500KHz

3.3 V

5.0 V

> 70 %

> 30 mA

Oct. 2003

2003

Analog Front-End for USB-OTG

Technology

Chip Size

Function

Clock Frequency

Power Supply

Output Voltage

Power Efficiency

Load Current

Released Date

0.13 μm Samsung 3.3 V CMOS Technology

0.5 mm x 0.5 mm

Analog Front-End Compatible with USB On-The-Go

500KHz

3.3 V

5.0 V

> 70 %

> 30 mA

Oct. 2003

2003

An 800MHz Star-Connected On-Chip Network

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.18 μm DongnuAnam CMOS Technology

5 mm x 5 mm

Multimedia SoC with Low-Power On-Chip Network

1.6 GHz for On-Chip Network

100 MHz for Processors

1.8 V (core), 3.3 V (I/O), 0.6 V (Small-swing-Interconnection)

On-Chip Network < 51 mW

Sep. 2003

2003

An 800MHz Star-Connected On-Chip Network

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.18 μm DongnuAnam CMOS Technology

5 mm x 5 mm

Multimedia SoC with Low-Power On-Chip Network

1.6 GHz for On-Chip Network

100 MHz for Processors

1.8 V (core), 3.3 V (I/O), 0.6 V (Small-swing-Interconnection)

On-Chip Network < 51 mW

Sep. 2003

2003

CAMi

Technology

Chip Size

Function





Memory Capacity

Power Supply

Search Time

Energy Efficiency

Released Date

0.10 μm Samsung CMOS Process Technology

4.2 mm x 2.8 mm
- Low Power CAM Architecture Including
- Hidden Bank Selection Scheme
- Match Line Repeater
- Sub Match Line
- Column Decoding

144 Kb

1.2 V

2.2 ns

0.7 fJ/bit/search

Aug. 2003

2003

CAMi

Technology

Chip Size

Function





Memory Capacity

Power Supply

Search Time

Energy Efficiency

Released Date

0.10 μm Samsung CMOS Process Technology

4.2 mm x 2.8 mm
- Low Power CAM Architecture Including
- Hidden Bank Selection Scheme
- Match Line Repeater
- Sub Match Line
- Column Decoding

144 Kb

1.2 V

2.2 ns

0.7 fJ/bit/search

Aug. 2003

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR