본문 바로가기
로그인

CHIP

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

CHIP 1999

CHIP 목록
Image Title Specifications

1999

Ultra Fast 64bit Adder

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.25 μm Anam CMOS Technology

1.4 mm x 0.6 mm

Dynamic 64bit Adder

N/A

2.5 V

100 mW @ 500 MHz

Dec. 1999

1999

Ultra Fast 64bit Adder

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.25 μm Anam CMOS Technology

1.4 mm x 0.6 mm

Dynamic 64bit Adder

N/A

2.5 V

100 mW @ 500 MHz

Dec. 1999

1999

Ultra Fast 64bit Adder

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.25 μm Anam CMOS Technology 

0.8 mm x 0.15 mm 

High-speed 64bit Adder with carry in/out 

1 GHz 

2.5 V 

N/A 

Dec. 1999

1999

Ultra Fast 64bit Adder

Technology

Chip Size

Function

Clock Frequency

Power Supply

Power Consumption

Released Date

0.25 μm Anam CMOS Technology 

0.8 mm x 0.15 mm 

High-speed 64bit Adder with carry in/out 

1 GHz 

2.5 V 

N/A 

Dec. 1999

1999

RamP-I

Technology
Chip Size
Function
Clock Frequency
Power Supply
Power Consumption
Released Date

0.35 μm Hynix CMOS DRAM Technology
56 mm2
EML 3D- Rendering Engine
100 MHz
3.3 V
590 mW
Aug. 1999

1999

RamP-I

Technology
Chip Size
Function
Clock Frequency
Power Supply
Power Consumption
Released Date

0.35 μm Hynix CMOS DRAM Technology
56 mm2
EML 3D- Rendering Engine
100 MHz
3.3 V
590 mW
Aug. 1999

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR