본문 바로가기
로그인

PUBLICATION

Semiconductor System Lab

Through this homepage, we would like to share our sweats, pains,
excitements and experiences with you.

INTERNATIONAL JOURNAL PAPER

1996 ~ 1999 Hoi-Jun Yoo

페이지 정보

작성자 운영자 댓글 0건 조회 2,295회 작성일 19-02-09 03:29

본문

Title Dual VT Self-timed CMOS Logic for Low Subthreshold Current Multi-gigabit Synchronous DRAM
Authors Hoi-Jun Yoo
Year 1996 ~ 1999
Publication TCAS-II 1998
Link https://ieeexplore.ieee.org/document/718594?tp=&arnumber=718594&queryT… 798회 연결
File

댓글목록

등록된 댓글이 없습니다.

Address#1233, School of Electrical Engineering, KAIST, 291 Daehak-ro (373-1 Guseong-dong), Yuseong-gu, Daejeon 34141, Republic of Korea
Tel +82-42-350-8068 Fax +82-42-350-3410E-mail sslmaster@kaist.ac.kr·© SSL. All Rights Reserved.·Design by NSTAR