

#### **MS Thesis**

# Design and Implementation of Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip

**Sunyoung Kim** 

June 28, 2005

Semiconductor System Laboratory

Korea Advanced Institute of Science and Technology





#### **Outline**

- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





#### **Outline**


- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





#### **Motivation**

- More and More Needs on Digital Hearing Aid
- More Design Requirements
  - Low-power consumption
  - Small size
  - Programmability
  - Low cost CMOS process



[Newsweek. June 6, 2005]


"...more than 28 million Americans have some degree of hearing loss, a number that could reach 78 million by 2030..."





### Motivation (Cont'd)

Americans with hearing trouble\*




\*Mild to severe hearing loss,2002. Sources:NATL. Health interview survey, CDC





# Overview of the Digital Hearing Aid



\*[ISSCC2002. John W. Fattaruso et.al.]






#### **Outline**

- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





# **CGC** Preamplifier




- Low Power Consumption
- Controllability with combined gain control





# Adaptive SNR $\Sigma$ - $\Delta$ Modulator




Multiple SNR values with adaptive SNR





# **Needs of Adaptive-SNR Values**




- Normal sound level from 30 to 90-dB SPL
  - High performance  $\Sigma$ - $\Delta$  Modulator
- Sufficiently large sound above 90-dB SPL
  - Medium performance Σ-Δ Modulator






# **Environment-Aware Operation**







high-resolution operation with enhanced SNR








# **Proposed Analog Front-End**

#### **CGC Preamplifier Adaptive SNR Σ-Δ Modulator**








#### **Outline**

- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





# **CGC** Preamplifier



$$Av = \frac{OUT}{IN} = W_1 L_2 \left( 1 + \frac{V_x}{V_{dd} - V_{VC}} \right) / W_2 L_1 \left( 1 - \frac{V_x}{V_{dd} - V_{VC}} \right) \qquad V_1 = V_{VC} - V_x + V_x$$





# How to obtain multiple SNR values


- Multiple Clock Frequencies
  - Various SNR values with small power consumption
  - Difficult to design by analog circuit
- Multiple Orders of the Σ-Δ Modulator
  - Large SNR variations
  - High power consumption due to additional OTA
  - $\bigcirc$  Unstable @ > 3rd order  $\Sigma$ - $\Delta$  modulator





# Adaptive SNR $\Sigma$ - $\Delta$ Modulator


- Combine only the strong points of the two methods
  - **○** Variable clocking : 1.024-MHz or 2.048-MHz
  - **Various order : 2nd or 3rd order**







# **Adaptive SNR**




- SW<sub>1</sub> determines the number of integrators
- SW<sub>2</sub> decides the clock frequency





# Details of Adaptive SNR $\Sigma$ - $\Delta$ Modulator




• The combination of SW<sub>1</sub> and SW<sub>2</sub> allows the  $\Sigma$ - $\Delta$  modulator to obtain four kinds of SNR





#### $2^{nd}$ order $\Sigma$ - $\Delta$ Modulator




• 2<sup>nd</sup> order  $\Sigma$ - $\Delta$  modulator when the /SW<sub>1</sub> is closed





### $3^{rd}$ order $\Sigma$ - $\Delta$ Modulator




•  $3^{rd}$  order  $\Sigma$ - $\Delta$  modulator when the /SW<sub>1</sub> is opened





#### Low Power OTA



• DC gain: 77.6-dB

**Unity gain bandwidth: 7.07-MHz** 

Phase margin: 55° @ 3-pF load

Power Consumption: 15-μW






#### **Outline**

- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





# Chip Microphotograph




- 0.25-μm CMOS Process
- 0.9-V supply voltage
- 0.5-mm<sup>2</sup> active area
  - Preamplifier : 0.1-mm²
  - $-\Sigma$ - $\Delta$  Modulator : 0.4-mm<sup>2</sup>
- Power consumption
  - $< 74.7-\mu W$
- Peak SNR
  - 72-dB(2<sup>nd</sup>), 86-dB(3<sup>rd</sup>)



# Measured Performance - CGC Preamplifier






• By reducing  $V_{TH}$ , the threshold knee point is decreased simultaneously



# Attack and Release time - CGC Preamplifier






Measured attack and release response



# Measured SNR






Measured output spectrum



# SNR variation



# - Adaptive SNR Σ-Δ Modulator



Measured SNR/SNDR versus input amplitude





# **Performance Summary**

Supply voltage	0.9-V						
Order	2 <sup>nd</sup> c	er	3 <sup>rd</sup> order				
Туре	1	2		3		4	
Clock frequency (MHz)	1.024	2.048		1.024		2.048	
Peak SNR	72-dB	8	31-dB	78-dB		86-dB	
Power dissipation	<b>26.4-μW</b>	26	8 9-11W	<b>35.7-μW</b>		36.7-μW	
(Σ-∆ Modulator)	20.4-μνν	<b>26.8-μW</b>		33.7-μνν		<b>30.7-μνν</b>	
Power dissipation	Vvc=0.75		Vvc=0.8		V	Vvc=0.85	
(Preamplifier)	<b>33-μW</b>		35-	ıW		<b>38-μW</b>	
Total power dissipation	<b>59.4-μW ~ 74.7-μW</b>						
(Analog front-end)	(According to the parameter value)						
Signal bandwidth	8-kHz						






# **Performance Comparison**

	Supply Voltage	Power Consumption	Peak SNR	Process (CMOS)
JSSC 1997	2.15-V	<b>323-μW</b>	77-dB	<b>0.8-</b> μm
[Harry Neuteboom]				
JSSC 2002	1.1-V	<b>190</b> -μ <b>W</b>	92-dB	<b>0.6-</b> μ <b>m</b>
[D. George Gata]				
This work	0.9-V	<b>59.4-μW</b>	86-dB	<b>0.25</b> -μm





# **Power Consumption Comparison**







#### **Outline**

- Motivation
- Proposed Analog Front-End Circuit
- Building Blocks
  - Preamplifier with combined gain control
  - $-\Sigma$ - $\Delta$  Modulator with adaptive-SNR
- Implementation Results
- Conclusions and Further Works





#### **Conclusions**

- Digital Hearing Aid Preamplifier with Combined Gain Control
  - Controllability and Wide dynamic range
  - Low power consumption
- Σ-Δ Modulator with Adaptive-SNR
  - Optimized Power consumption wrt input condition
- Average power consumption of the proposed Hearing Aid Front End

< 74.7-μW @ 0.9-V Supply





#### **Further Works**

 Design and Implementation of Digital Hearing Aid with Combined Gain Control and Adaptive-SNR






# Supplementary





# **CGC** Preamplifier


- Opamp. with MOS Resistive Circuit (MRC)
  - Small Area
  - Ease of Tunability for Future AGC







# Details of Adaptive SNR $\Sigma$ - $\Delta$ Modulator



(a) Schematic of the Adaptive SNR  $\Sigma$ - $\Delta$  Modulator

(b) Timing diagram of the clock

