
***Low Power MPEG-4 Video Codec Hardware
for Portable Applications***

Chi-Weon Yoon and Hoi-Jun Yoo

**Semiconductor System Laboratory
Department of Electrical Engineering
Korea Advanced Institute of Science and Technology
(KAIST)**

Outline

- **Introduction**
 - Motivations


- **Design of Low Power Motion Compensation (MC) Accelerator**
 - Low Power Design Techniques
 - Implementation Results

- **Design of Low Power Motion Estimator (ME)**
 - Low Power Design of Processing Element (PE)
 - Simulation Results


- **Conclusions**

Portable Multimedia Applications

Various Portable Multimedia Applications




Video Codec



Contributions of This Work


- For Low Power Video **Decoding**
- For Low Power Video **Encoding**



Hardware Acceleration for MC

MCA + eDRAM Structure

Optimized Architecture for Low Power Consumption



Low Power PE for Array-based ME Processor

Low Power Operation by Adaptive Bit resolution Reduction

Outline


- **Introduction**
 - Motivations

- ***Design of Motion Compensation (MC) Accelerator***
 - Low Power Design Techniques
 - Implementation Results

- **Design of Low Power ME**
 - Low Power Design of Processing Element (PE)
 - Simulation Results


- **Conclusions**

Motion Compensation(MC) Accelerator





Ref : (C.W.Yoon, ISSCC2001, JSSC2001)

Frame Buffer Structure




Memory Access Patterns




Center-Biased Nature of Motion Vector Field

Distributed Nine-Tiled Block Mapping

: Low Power Technique (1)




Increasing
Re-usability of DRAM Rows




Minimizing
Cell Core Activation in DRAM

Partial Activation Control Scheme

: Low Power Technique (2)




(a) Block Processing




(B) Screen Update

Power Savings




Row Reusability



By DNTBM By PAC

Power Reduction

Implementation Results



Technology	0.18um EML technology with 3-poly, 6-metal	
	Logic	DRAM
Area (mm ²)	2.3 mm ²	5.25 mm ²
Power Supply	1.5 V	2.5 V
Clock Frequency	20 MHz	20 MHz
Power	4.6 mW	11.7 mW
DRAM Capacity	1.125 Mbit 2 x (512bit x 128row x 9bank)	
Target Functionality	MPEG-4 SP@L1, H.263, H.263+	

[Ref] C.W. Yoon et al, "A 80/20MHz ~", JSSC 2001

Outline


- **Introduction**
 - Motivations

- **Design of Motion Compensation (MC) Accelerator**
 - Low Power Design Techniques
 - Implementation Results


- ***Design of Low Power ME***
 - Low Power Design of Processing Element (PE)
 - Simulation Results

- **Conclusions**

Concept of Adaptive Bit-Resolution Control Scheme



Bit Resolution Distribution



Full Search [-16, 15.5]



Miss America


Constant Color & Small Movement



Football

Contains many of fast moving objects


Circuit Implementation




Conventional PE

PE with ABRC

Trade-off (1) : Power




Power (Datapath)




Power (Control Circuits)

Trade-off (2) : Area



Power Savings



P. Savings for Various Algorithms

Method	Max	Min.
FS [-16, 15]	39%	15%
<u>BBGDS [-8.7]</u>	<u>41%</u>	<u>13%</u>
BBGDS[-16,15.5]	39%	10%

Conclusions

- Low Power MC Accelerator For Portable Applications
 - *Optimized Architecture in terms of Low Power Consumption*
 - Various Low Power techniques

- Low Power PE for Systolic Array-based ME
 - *Adaptive Bit Resolution Control* according to Operands
 - 10~40% Power Savings in Datapath
 - Without any sacrifice of Calculation accuracy
 - Comparison of Various PE structure
 - PE with 2b Granularity Control scheme shows the best performance
 - PE with 4b Granularity can be a good trade-off