

# **An Energy-Efficient Analog Front-End Circuit for a Sub-1V Digital Hearing Aid Chip**

**Sunyoung Kim, Jae-Youl Lee, Seong-Jun Song,  
Namjun Cho and Hoi-Jun Yoo**


***Semiconductor System Laboratory  
Korea Advanced Institute of Science and Technology***

# Outline

- **Motivation**
- **Proposed Analog Front-End Circuit**
- **Building Blocks**
  - **Preamplifier with combined gain control**
  - **$\Sigma$ - $\Delta$  Modulator with adaptive-SNR**
- **Implementation Results**
- **Conclusions**

# Motivation


- More and More Needs on Digital Hearing Aid
- More Design Requirements
  - Low-power consumption
  - Small size
  - Programmability
  - Low cost CMOS process



[Newsweek. June 6, 2005]


“...more than 28 million Americans have some degree of hearing loss, a number that could reach 78 million by 2030...”

# Overview of the Digital Hearing Aid




\*[ISSCC2002. John W. Fattaruso et.al.]

# CGC Preamplifier




- Low Power Consumption
- Controllability with combined gain control

# Adaptive SNR $\Sigma$ - $\Delta$ Modulator



- Multiple SNR values with adaptive SNR


# Needs of Adaptive-SNR Values



- **Normal sound level from 30 to 90-dB SPL**
  - High performance  $\Sigma$ - $\Delta$  Modulator
- **Sufficiently large sound above 90-dB SPL**
  - Medium performance  $\Sigma$ - $\Delta$  Modulator


# Proposed Analog Front-End

## CGC Preamplifier Adaptive SNR $\Sigma$ - $\Delta$ Modulator





# CGC Preamplifier




$$A_v = \frac{OUT}{IN} = W_1 L_2 \left( 1 + \frac{V_x}{V_{dd} - V_{vc}} \right) / W_2 L_1 \left( 1 - \frac{V_x}{V_{dd} - V_{vc}} \right) \quad \begin{array}{l} V_1 = V_{vc} - V_x \\ V_2 = V_{vc} + V_x \end{array}$$

# How to obtain multiple SNR values


- **Multiple Clock Frequencies**
  - 😊 Various SNR values with small power consumption
  - 😞 Difficult to design by analog circuit
- **Multiple Orders of the  $\Sigma$ - $\Delta$  Modulator**
  - 😊 Large SNR variations
  - 😊 High power consumption due to additional OTA
  - 😞 Unstable @  $> 3^{\text{rd}}$  order  $\Sigma$ - $\Delta$  modulator

# Adaptive SNR $\Sigma$ - $\Delta$ Modulator

- Combine only the strong points of the two methods
  - ☺ Variable clocking : 1.024-MHz or 2.048-MHz
  - ☺ Various order : 2<sup>nd</sup> or 3<sup>rd</sup> order




# Adaptive SNR




- SW<sub>1</sub> determines the number of integrators (order)
- SW<sub>2</sub> decides the clock frequency

# Schematic of Adaptive SNR $\Sigma$ - $\Delta$ Modulator




- The combination of  $SW_1$  and  $SW_2$  allows the  $\Sigma$ - $\Delta$  modulator to obtain four kinds of SNR

# 2<sup>nd</sup> order $\Sigma$ - $\Delta$ Modulator




- 2<sup>nd</sup> order  $\Sigma$ - $\Delta$  modulator when the  $/SW_1$  is closed

# 3<sup>rd</sup> order $\Sigma$ - $\Delta$ Modulator



- 3<sup>rd</sup> order  $\Sigma$ - $\Delta$  modulator when the  $/SW_2$  is opened

# Low Power OTA




- DC gain : 77.6-dB
- Unity gain bandwidth : 7.07-MHz
- Phase margin : 55° @ 3-pF load
- **Power Consumption : 15- $\mu$ W**

Size optimization




# Chip Microphotograph




- 0.25- $\mu\text{m}$  CMOS Process
- 0.9-V supply voltage
- 0.5- $\text{mm}^2$  active area
  - Preamplifier : 0.1- $\text{mm}^2$
  - $\Sigma$ - $\Delta$  Modulator : 0.4- $\text{mm}^2$
- Power consumption
  - $< 74.7\text{-}\mu\text{W}$
- Peak SNR
  - 72-dB(2<sup>nd</sup> ), 86-dB(3<sup>rd</sup>)

# Measured Performance - CGC Preamplifier



- By reducing  $V_{TH}$ , the threshold knee point is decreased simultaneously


# Attack and Release time – CGC Preamplifier



Measured attack and release response

# Measured SNR


## - Adaptive SNR $\Sigma$ - $\Delta$ Modulator



Measured output spectrum

# SNR variation

## - Adaptive SNR $\Sigma$ - $\Delta$ Modulator



Measured SNR/SNDR versus input amplitude

# Performance Summary

Supply voltage	0.9-V			
Order	2 <sup>nd</sup> order		3 <sup>rd</sup> order	
Type	1	2	3	4
Clock frequency (MHz)	1.024	2.048	1.024	2.048
Peak SNR	72-dB	81-dB	78-dB	86-dB
Power dissipation ( $\Sigma$ - $\Delta$ Modulator)	26.4- $\mu$ W	26.8- $\mu$ W	35.7- $\mu$ W	36.7- $\mu$ W
Power dissipation (Preamplifier)	V <sub>VC</sub> =0.75	V <sub>VC</sub> =0.8	V <sub>VC</sub> =0.85	
	33- $\mu$ W	35- $\mu$ W	38- $\mu$ W	
Total power dissipation (Analog front-end)	59.4- $\mu$ W ~ 74.7- $\mu$ W (According to the parameter value)			
Signal bandwidth	8-kHz			

# Conclusions

- **Digital Hearing Aid Preamplifier with Combined Gain Control**
  - Wide dynamic range
  - Low power consumption
- **$\Sigma$ - $\Delta$  Modulator with Adaptive-SNR**
  - Optimized Power consumption wrt input condition
- **Average power consumption of the proposed Hearing Aid Front End**  
**< 74.7- $\mu$ W @ 0.9-V Supply**