

# **Design and Implementation of Read-Compare-Write Circuits for Low Power Multi-Gigabit DRAM**

**Sungdae Choi, Yong-Ha Park and Hoi-Jun Yoo**

**Semiconductor System Laboratory**

**Department of Electrical Engineering**

**Koread Advanced Institute of Science and Technology (KAIST)**

# Outline

- ❑ **Introduction**
- ❑ **Read-Compare-Write (RCW)**
- ❑ **Adaptive Column Control (ACC)**
- ❑ **Simulation Results**
- ❑ **Conclusions**

# Introduction

- ❑ **Low Power Memory for Mobile Multimedia Application**

**Limited Battery Lifetime**



**3D Graphics**





**Frequent Memory Write Operations**





**Portable Video**

# Conventional Write Operation




**Case 1**  
Write operation  
is necessary



**Case 2**  
Write operation  
is redundant


# DB Line Swing in Memory R/W



$$4 \times P_{\text{READ}} = P_{\text{WRITE}}$$


***Eliminate Unnecessary Write Operation!!!***

# Read-Compare-Write (1/2)




***Compare before DB Swing***

# Read-Compare-Write (2/2)




**Update Write**



**Non-update Write**


# Conventional Column Control



**Undesired DB Swing by BLSA and CDi**




# Adaptive Column Control




$$CD_{i_{NEW}} = CD_i \cdot (WEN + REN)$$

# Circuit Schematic




**Occupies Small Area**


# Simulation Waveform



# Power Distribution Result



# Die Micrograph



<b>Capacity</b>	<b>6Mb</b>
<b>Technology</b>	<b>0.16um DRAM with 1-W 3-Al Metal Layers</b>
<b>Power</b>	<b>47mW (Data Update Ratio=0.0) 70mW (Data Update Ratio=1.0)</b>

# Conclusions

- ❑ **RCW** and **ACC** scheme are proposed to reduce the power consumption of memory write operations
- ❑ **RCW** and **ACC** **reduce** the power consumption up to **24%** during the write operation
- ❑ Less than **5%** Area Overhead
- ❑ Applicable to the **Mobile Multimedia System**